Design & Reuse
Catalog of SIP Cores
System on Chip design resources
203 IP
201
0.0
AXI2TileLink Bridge IP
The AXI2TileLink Bridge is a high-performance, synthesizable IP designed to enable seamless interoperability between AMBA AXI-based subsystems and Til...
202
0.0
AXI4 Memory Map to AXI4-Stream Bridge
Digital Blocks DB-AXI4-MM-TO-AXI4-STREAM-BRIDGE Verilog RTL IP Core accepts AXI4 Memory Map address, control, and data input, converts the address to ...
203
0.0
CXS to UCIe Bridge IP
SmartDV’s CXS to UCIe Bridge IP enables seamless connectivity between chiplet-based designs and traditional SoC architectures by bridging AMBA CXS int...